FAIRCHILD SEMICONDUCTOR IM

FDS3612 100V N-Channel PowerTrench[®] MOSFET


General Description

This N-Channel MOSFET has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conventional switching PWM controllers.

These MOSFETs feature faster switching and lower gate charge than other MOSFETs with comparable $R_{_{\text{DS(ON)}}}$ specifications. The result is a MOSFET that is easy and safer to drive (even at very high frequencies), and DC/DC power supply designs with higher overall efficiency.


Applications

- DC/DC converter
- Motor Driver



Features

- 3.4 A, 100 V. $R_{DS(ON)} = 120 \text{ m}\Omega @ V_{GS} = 10 \text{ V}$ $R_{DS(ON)} = 130 \text{ m}\Omega @ V_{GS} = 6 \text{ V}$
- Fast switching speed
- Low gate charge (14 nC typ)
- High performance trench technology for extremely low $R_{\text{DS}(\text{ON})}$
- High power and current handling capability



Absolute Maximum Ratings T_A=25°C unless otherwise noted

Symbol	Parameter			Ratings	Units
V _{DSS}	Drain-Source Voltage			100	V
V _{GSS}	Gate-Source Voltage			± 20	
I _D	Drain Current – Continuous (Note 1			3.4	А
		– Pulsed		20	
P _D	Power Dissipation for Single Operation		(Note 1a)	2.5	W
			(Note 1b)	1.2	
			(Note 1c)	1.0	
T _J , T _{STG}	Operating an	d Storage Junction Tempe	rature Range	-55 to +175	°C
Therma	I Characte	eristics			
R _{eJA}	Thermal Resi	Resistance, Junction-to-Ambient (Note 1a)		50	°C/W
R _{eJC}	Thermal Resi	Resistance, Junction-to-Case (Note 1)		25	°C/W
Packag	e Marking	and Ordering In	formation		
Device Marking		Device	Reel Size	Tape width	Quantity
FDS3612		FDS3612	13"	12mm	2500 units


©2001 Fairchild Semiconductor Corporation

FDS3612


rce Avalanche Ratings (Note Drain-Source Avalanche Energy Drain-Source Avalanche Current Cteristics Drain–Source Breakdown Voltage Breakdown Voltage Temperature Coefficient	Single Pulse, $V_{DD} = 50 \text{ V}$, $I_D = 3.4 \text{ A}$ $V_{GS} = 0 \text{ V}$, $I_D = 250 \mu\text{A}$	100		90 3.4	mJ A
Drain-Source Avalanche Energy Drain-Source Avalanche Current Cteristics Drain–Source Breakdown Voltage Breakdown Voltage Temperature	Single Pulse, $V_{DD} = 50 \text{ V}$, $I_D = 3.4 \text{ A}$ $V_{GS} = 0 \text{ V}$, $I_D = 250 \mu\text{A}$	100			
cteristics Drain–Source Breakdown Voltage Breakdown Voltage Temperature		100		3.4	A
Drain–Source Breakdown Voltage Breakdown Voltage Temperature		100			
Drain–Source Breakdown Voltage Breakdown Voltage Temperature		100			
Breakdown Voltage Temperature					V
	$I_D = 250 \ \mu$ A, Referenced to 25° C		106		mV/°C
Zero Gate Voltage Drain Current	$V_{DS} = 80 V$, $V_{GS} = 0 V$			10	μA
Gate-Body Leakage, Forward	$V_{GS} = 20 \text{ V}, V_{DS} = 0 \text{ V}$			100	nA
					nA
· ·		2	2.5	1	V
5		2	2.5	4	-
Femperature Coefficient	$I_D = 250 \mu$ A, Referenced to 25 C		-6		mV/°C
Static Drain–Source	$V_{GS} = 10 \text{ V}, \qquad I_D = 3.4 \text{ A}$		88	120	mΩ
Dn-Resistance	$V_{GS} = 6 \text{ V}, \qquad I_D = 3.2 \text{ A}$		94	130	
			170	245	
		10			A
orward Transconductance	$V_{DS} = 10 \text{ V}, I_D = 3.4 \text{ A}$		11		S
Characteristics					
nput Capacitance	$V_{DS} = 50 V$, $V_{GS} = 0 V$,		632		pF
Dutput Capacitance	f = 1.0 MHz		40		pF
Reverse Transfer Capacitance			20		pF
Characteristics (Note 2)					
Furn–On Delay Time	$V_{DD} = 50 \text{ V}, \qquad I_D = 1 \text{ A},$		8.5	17	ns
Furn–On Rise Time	$V_{GS} = 10 \text{ V}, \qquad R_{GEN} = 6 \Omega$		2	4	ns
Furn-Off Delay Time	1		23	37	ns
Furn-Off Fall Time	1		4.5	9	ns
Fotal Gate Charge	$V_{DS} = 50 \text{ V}, I_{D} = 3.4 \text{ A},$		14	20	nC
Gate-Source Charge	$V_{GS} = 10 \text{ V}$		2.4		nC
Gate-Drain Charge			3.8		nC
urce Diode Characteristics	and Maximum Ratings				
				2.1	А
Aaximum Continuous Drain-Source	Diode Forward Current				
Maximum Continuous Drain–Source Drain–Source Diode Forward	Diode Forward Current $V_{GS} = 0 \text{ V}, \qquad I_S = 2.1 \text{ A} \text{ (Note 2)}$		0.75	1.2	V
	Gate-Body Leakage, Reverse Cteristics (Note 2) Gate Threshold Voltage Generature Coefficient Static Drain–Source Dn–Resistance Dn–State Drain Current Forward Transconductance Characteristics Note 2) Furn–On Delay Capacitance Curn–On Delay Time Furn–Off Delay Time Furn–Off Fall Time Fordal Gate Charge Gate–Source Charge Gate–Drain Charge	Gate-Body Leakage, Reverse $V_{GS} = -20 \text{ V}, V_{DS} = 0 \text{ V}$ Gate-Body Leakage, Reverse $V_{GS} = -20 \text{ V}, V_{DS} = 0 \text{ V}$ Cteristics(Note 2)Gate Threshold Voltage $I_D = 250 \mu \text{A}, \text{Referenced to } 25^{\circ}\text{C}$ Gate Threshold Voltage $I_D = 250 \mu \text{A}, \text{Referenced to } 25^{\circ}\text{C}$ Gate Threshold Voltage $I_D = 250 \mu \text{A}, \text{Referenced to } 25^{\circ}\text{C}$ Gate Threshold Voltage $V_{GS} = 10 \text{ V}, I_D = 3.4 \text{ A}$ On-Resistance $V_{GS} = 10 \text{ V}, I_D = 3.4 \text{ A}$ On-Resistance $V_{GS} = 10 \text{ V}, V_{DS} = 10 \text{ V}$ Forward Transconductance $V_{DS} = 10 \text{ V}, I_D = 3.4 \text{ A}$ Characteristics $V_{DS} = 10 \text{ V}, I_D = 3.4 \text{ A}$ Characteristics $V_{DS} = 50 \text{ V}, V_{GS} = 0 \text{ V}, f = 1.0 \text{ MHz}$ Reverse Transfer Capacitance $V_{DS} = 50 \text{ V}, I_D = 1 \text{ A}, V_{GS} = 10 \text{ V}, R_{GEN} = 6 \Omega$ Turn-On Delay Time $V_{DS} = 50 \text{ V}, I_D = 3.4 \text{ A}, V_{GS} = 10 \text{ V}, R_{GEN} = 6 \Omega$ Turn-Off Delay Time $V_{DS} = 50 \text{ V}, I_D = 3.4 \text{ A}, V_{GS} = 10 \text{ V}, R_{GEN} = 6 \Omega$ Turn-Off Fall Time $V_{DS} = 50 \text{ V}, I_D = 3.4 \text{ A}, V_{GS} = 10 \text{ V}, R_{GEN} = 6 \Omega$ Gate-Drain Charge $V_{DS} = 50 \text{ V}, I_D = 3.4 \text{ A}, V_{GS} = 10 \text{ V}, V_{GS} = 10 \text$	Gate-Body Leakage, Reverse $V_{GS} = -20 \text{ V}, V_{DS} = 0 \text{ V}$ Cteristics(Note 2)Gate Threshold Voltage $V_{DS} = V_{GS}, I_D = 250 \ \mu\text{A}$ 2Gate Threshold Voltage $I_D = 250 \ \mu\text{A}, \text{Referenced to } 25^{\circ}\text{C}$ 2Gate Threshold Voltage $I_D = 250 \ \mu\text{A}, \text{Referenced to } 25^{\circ}\text{C}$ 2Gate Threshold Voltage $V_{DS} = 10 \text{ V}, I_D = 3.4 \text{ A}$ 2Gate Threshold Voltage $V_{GS} = 10 \text{ V}, I_D = 3.4 \text{ A}$ 2Characteristics $V_{GS} = 10 \text{ V}, I_D = 3.4 \text{ A}$ 10Con-State Drain Current $V_{GS} = 10 \text{ V}, V_{DS} = 10 \text{ V}$ 10Forward Transconductance $V_{DS} = 10 \text{ V}, I_D = 3.4 \text{ A}$ 10Characteristics $V_{DS} = 50 \text{ V}, V_{GS} = 0 \text{ V}, f = 1.0 \text{ MHz}$ 10Characteristics (Note 2) $V_{DD} = 50 \text{ V}, I_D = 1 \text{ A}, V_{CS} = 10 \text{ V}, R_{GEN} = 6 \Omega$ 10Turn-On Delay Time $V_{DS} = 50 \text{ V}, I_D = 3.4 \text{ A}, V_{CS} = 10 \text{ V}, R_{GEN} = 6 \Omega$ 10Turn-Off Fall Time $V_{DS} = 50 \text{ V}, I_D = 3.4 \text{ A}, V_{CS} = 10 \text{ V}, R_{GEN} = 6 \Omega$ Gate-Source Charge $V_{DS} = 50 \text{ V}, I_D = 3.4 \text{ A}, V_{CS} = 10 \text{ V}, R_{CEN} = 6 \Omega$	Sate-Body Leakage, Reverse $V_{GS} = -20 \text{ V}, V_{DS} = 0 \text{ V}$ Cteristics(Note 2)Sate Threshold Voltage $V_{DS} = V_{GS}, I_D = 250 \ \mu\text{A}$ 22.5Sate Threshold Voltage $I_D = 250 \ \mu\text{A}, \text{ Referenced to } 25^{\circ}\text{C}$ -6Static Drain-Source $V_{GS} = 10 \text{ V}, I_D = 3.4 \text{ A}$ 88On-Resistance $V_{GS} = 6 \text{ V}, I_D = 3.2 \text{ A}$ 94VGS = 10 V, $I_D = 3.4 \text{ A}, T_J = 125^{\circ}\text{C}$ 170On-State Drain Current $V_{GS} = 10 \text{ V}, V_{DS} = 10 \text{ V}$ 10Forward Transconductance $V_{DS} = 10 \text{ V}, I_D = 3.4 \text{ A}$ 11CharacteristicsV_DS = 10 V, $I_D = 3.4 \text{ A}$ 11Characteristics $V_{DS} = 50 \text{ V}, V_{GS} = 0 \text{ V}, 632$ 40Reverse Transfer Capacitance $V_{DS} = 50 \text{ V}, V_{GS} = 0 \text{ V}, 632$ 20Characteristics (Note 2) $V_{DD} = 50 \text{ V}, I_D = 1 \text{ A}, 20$ 23Turn-On Delay Time $V_{DS} = 50 \text{ V}, R_{GEN} = 6 \Omega$ 23Turn-Off Delay Time $V_{DS} = 50 \text{ V}, I_D = 3.4 \text{ A}, 14$ 44Sate-Source Charge $V_{DS} = 50 \text{ V}, I_D = 3.4 \text{ A}, 14$ Sate-Drain Charge $V_{DS} = 50 \text{ V}, I_D = 3.4 \text{ A}, 23$	Bate-Body Leakage, Reverse $V_{GS} = -20 \text{ V}, V_{DS} = 0 \text{ V}$ -100 Cteristics (Note 2) -100 Bate Threshold Voltage $V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$ 2 2.5 4 Bate Threshold Voltage $I_D = 250 \mu\text{A}, \text{Referenced to } 25^{\circ}\text{C}$ -6 -6 Bate Threshold Voltage $I_D = 250 \mu\text{A}, \text{Referenced to } 25^{\circ}\text{C}$ -6 -6 Static Drain-Source $V_{GS} = 10 \text{ V}, I_D = 3.4 \text{ A}$ 88 120 On-Resistance $V_{GS} = 10 \text{ V}, I_D = 3.4 \text{ A}, T_J = 125^{\circ}\text{C}$ 170 245 On-State Drain Current $V_{GS} = 10 \text{ V}, I_D = 3.4 \text{ A}$ 11 Characteristics On-State Drain Current $V_{GS} = 10 \text{ V}, I_D = 3.4 \text{ A}$ 11 Characteristics On-State Drain Current $V_{GS} = 10 \text{ V}, I_D = 3.4 \text{ A}$ 11 Characteristics Output Capacitance $V_{DS} = 50 \text{ V}, V_{GS} = 0 \text{ V}, I_D = 3.4 \text{ A}$ 11 Characteristics 632 C Characteristics (Note 2) Set = 10 \text{ V}, R_{GEN} = 6 \Omega 2 4 2 4 V_{OD} = 50 \text

2. Pulse Test: Pulse Width < 300 μ s, Duty Cycle < 2.0%

FDS3612 Rev B1(W)



FDS3612 Rev B1(W)



FDS3612

TRADEMARKS The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks. FAST[®] ACEx™ PACMAN™ SuperSOT[™]-3 FASTr™ POP™ SuperSOT[™]-6 Bottomless™ GlobalOptoisolator™ CoolFET™ PowerTrench ® SuperSOT[™]-8 CROSSVOLT™ GTO™ QFET™ SyncFET™ TinyLogic™ DenseTrench™ HiSeC™ QS™ UHC™ DOME™ ISOPLANAR™ QT Optoelectronics[™] EcoSPARK™ LittleFET™ Quiet Series[™] UltraFET[®] SILENT SWITCHER ® VCX™ E²CMOS[™] MicroFET™ EnSigna™ SMART START™ MICROWIRE™ FACT™ OPTOLOGIC™ Star* Power™ **OPTOPLANAR™** Stealth™ FACT Quiet Series™

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user. 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.
	•	• Rev. H1